8
Binary LDPC codes & decoder architectures
CONTENTS
8.2.1 Belief propagation algorithm
8.2.3 Majority-logic and bit-flipping algorithms
8.2.4 Finite alphabet iterative decoding algorithm
8.3 LDPC decoder architectures
8.3.1.2 Sliced message-passing scheme
8.3.1.3 Row-layered decoding scheme
8.3.1.4 Shuffled decoding scheme
8.3.1.5 Scheduling scheme comparisons
8.3.2 VLSI architectures for CNUs and VNUs
8.4 Low-power LDPC decoder design
Low-density parity-check (LDPC) codes are a class of linear block codes that can approach the Shannon limit. They ...
Get VLSI Architectures for Modern Error-Correcting Codes now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
