CONTENTS
15.3 Optimal Arrays for Minimizing Power
15.4 Axon-Inspired Communication in Single Electron Technology
15.1 INTRODUCTION
The latest ITRS (International Technology Roadmap for Semiconductors) [1] has identified power consumption as a grand challenge for nanoelectronics. A related daunting task is represented by the passive wires (interconnects), see [2, 4, 5, 6, 7 and 8]. They are the ones driving the power/energy consumption, as their number increases exponentially (each device has to be connected by several wires to other devices, and ...
Get Nanoelectronic Device Applications Handbook now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.