VLSI Digital Signal Processing Systems: Design and Implementation

REFERENCES

1. K. K. Parhi, C.-Y. Wang, and A. P. Brown, “Synthesis of control circuits in folded pipelined DSP architectures,” IEEE Journal of Solid-State Circuits, vol. 27, no. 1, pp. 29– 43, Jan. 1992.

2. K. K. Parhi, “High-level algorithm and architecture transformations for DSP synthesis,” Journal of VLSI Signal Processing, vol. 9, no. 1, pp. 121 – 143, Jan. 1995.

3. K. K. Parhi, “Calculation of minimum number of registers in arbitrary life time chart,” IEEE Trans. on Circuits and Systems– II, vol. 41, no. 6, pp. 434– 436, June 1994.

4. P. P. Vaidyanathan, Multirate Systems and Filter Banks. Prentice Hall, 1993.

5. A. Aho, R. Sethi, and J. D. Ullman, Compilers: Principles, Techniques and Tools. Addison-Wesley, 1986.

6. K. K. Parhi, “Systematic synthesis of DSP data format converters using life time analysis and forward-backward register allocation,” IEEE Trans. on Circuits and Systems - II, vol. 39, no. 7, pp. 423– 440, July 1992.

7. A. Tucker, “Coloring a family of circular arcs,” SIAM Journal of Applied Mathematics, vol. 29, no. 3, pp. 493– 502, Nov. 1975.

8. L. Stok and J. A. G. Jess, “Foreground memory management in data path synthesis,” International Journal of Circuit Theory and Applications, vol. 20, no. 3, pp. 235-255, 1992.

9. T. C. Denk and K. K. Parhi, “Synthesis of folded pipelined architectures for multirate DSP algorithms,” IEEE Trans. on VLSI Systems, vol. 6, no. 4, Dec. 1998.

10. E. F. Girczyc, “Loop winding– a data flow approach to functional pipelining,” in ...