REFERENCES
1. C. Leiserson, F. Rose, and J. Saxe, “Optimizing synchronous circuitry by retiming,” in Third Caltech Conference on VLSI, pp. 87–116, 1983.
2. J. Monteiro, S. Devadas, and A. Ghosh, “Retiming sequential circuits for low power,” in Proc. of IEEE International Conference on Computer Aided Design, pp. 398–402, 1993.
3. E. L. Lawler, Combinatorial Optimization: Networks and Matriods. Holt, Rine- hard and Winston, 1976.
4. A. Brooke, D. Kendrick, and A. Meeraus, GAMS: A User’s Guide, Release 2.25. The Scientific Press, 1992.
5. S. Simon, E. Bernard, M. Sauer, and J. Nossek, “A new retiming algorithm for circuit design,” in Proc. of IEEE International Symposium on Circuits and Systems (ISCAS), (London, England), May 1994.
6. T. C. Denk and K. K. Parhi, “Exhaustive scheduling and retiming of digital signal processing systems,” IEEE Trans. on Circuits and Systems− II: Analog and Digital Signal Processing, vol. 45, no. 7, pp. 821–838, July 1998.
7. T. C. Denk and K. K. Parhi, “Two-dimensional retiming”, IEEE Trans. on VLSI Systems, vol. 7, 1999.
8. N. Passos and E. H.-M. Sha, “Full parallelism in uniform nested loops using multi-dimensional retiming,” in Proc. of International Conference on Parallel Processing, 1994.
Get VLSI Digital Signal Processing Systems: Design and Implementation now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
