VLSI Digital Signal Processing Systems: Design and Implementation

REFERENCES

1. J. Hennessy and D. Patterson, Computer Architecture A Quantitative Approach, 2nd ed.. Morgan Kaufmann Publishers, 1996.

2. K. Hwang and F. A. Briggs, Computer Architecture and Parallel Processing. McGraw-Hill, 1984.

3. P. M. Kogge, The Architecture of Pipelined Computers. McGraw-Hill, 1981.

4. H. T. Kung, “Why systolic architectures?” IEEE Computers Magazine, vol. 15, pp. 37–45, Jan. 1982.

5. U. Banerjee et al., “Time and parallel processor bounds for fortran like loops,” IEEE Trans. on Computers, vol. 28, pp. 660–670, 1979.

6. N. Jouppi and D. Wall, “Available instruction level parallelism for superscalar and super-pipelined machines,” in Proc. of 3rd International Conference on Architectural Support for Programming Languages and Operating Systems, (Boston), pp. 272–282, May 1989.

7. M. Lam, “Software pipelining: an effective scheduling technique for VLIW machines,” in Proc. of the ACM SIGPLAN Conference on Programming Language Design and Implementation, (Atlanta), pp. 318–328, June 1988.

8. D. A. Padua and M. J. Wolfe, “Advanced compiler organizations for supercomputers,” Communications of the ACM, vol. 29, pp. 1184–1201, 1986.

9. B. R. Rau et al., “Efficient code generation for horizontal architectures: compiler techniques and architectural support,” in Proc. of 9th International Symposium on Computer Architecture, 1982.

10. M. E. Wolf and M. S. Lam, “A loop transformation theory and an algorithm to maximize parallelism,” IEEE Trans. on Parallel and Distributed ...