REFERENCES
1. L. B. Jackson, J. F. Kaiser, and H. S. McDonald, “An approach to implementation of digital filters,” IEEE Trans. on Audio Electroacoustics, vol. 16, pp. 413 – 421, 1968.
2. P. B. Denyer and D. Renshaw, VLSI Signal Processing: A Bit-Serial Approach. Addison-Wesley, 1986.
3. R. Jain et ad., “Custom design of a VLSI PCM-FDM transmultiplexor from system specification to circuit layout using a computer aided design system,” IEEE J. Solid State Circuits, vol. 21, pp. 73 – 85, Feb. 1986.
4. K. K. Parhi, “A systematic approach for design of digit-serial processing architectures,” IEEE Trans. on Circuits and Systems, vol. 38, no. 4, pp. 358 – 375, April 1991.
5. R. I. Hartley and K. K. Parhi, Digit-Serial Computation. Kluwer, 1995.
6. N. E. Weste and K. Eshraghian, Principles of CMOS VLSI design: A Systems Perspective. Addison-Wesley, 1993.
7. K. Hwang, Computer Arithmetic: Principles, Architecture and Design. Wiley, 1979.
8. I. Koren, Computer Arithmetic Algorithms. Prentice Hall, 1993.
9. C. R. Baugh and B. Wooley, “A two’s complement parallel array multiplication algorithm,” IEEE Trans. on Computers, vol. C-22, no. 12, pp. 1045 – 1047, Dec. 1973.
10. C. S. Wallace, “A suggestion for a fast multiplier,” IEEE Trans. on Computers, vol. EC-13, pp. 14 – 17, Feb. 1964.
11. R. Fried, “Minimizing energy dissipation in high-speed multipliers,” in Proc. of ISLPED-97, (Monterey, CA), pp. 214 – 219, Aug. 1997.
12. M. Hatamian and K. K. Parhi, “An 85-MHz fourth-order programmable IIR ...
Get VLSI Digital Signal Processing Systems: Design and Implementation now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
