VLSI Digital Signal Processing Systems: Design and Implementation

REFERENCES

1. M. C. McFarland, A. C. Parker, and R. Camposano, “The high-level synthesis of digital systems,” Proc. IEEE, vol. 78, no. 2, pp. 301–318, Feb. 1990.

2. R. Camposano and W. Wolf, eds., High Level VLSI Synthesis. Kluwer, 1991.

3. T. C. Hu, “Parallel sequencing and assembly line problems,” Operations Research, no. 9, pp. 841–848, 1961.

4. N. Park and A. C. Parker, “Sehwa: a software package for synthesis of pipelines from behavioral specifications,” IEEE Trans. on Computer-Aided Design, vol. 7, no. 3, pp. 356–370, March 1988.

5. P. G. Paulin and J. P. Knight, “Force-directed scheduling for the behavioral synthesis of asic’s,” IEEE Trans. on Computer-Aided Design, vol. 8, no. 6, pp. 661–679, June 1989.

6. H. De Man, J. Rabaey, P. Six, and L. J. Claesen, “Cathedral-II: A silicon compiler for digital signal processing,” IEEE Design and Test, vol. 3, no. 6, pp. 13–25, Dec. 1986.

7. G. Goossens, J. Rabaey, J. Vandewalle, and H. De Man, “An efficient microcode compiler for application specific DSP processors,” IEEE Trans. on Computer-Aided Design, vol. 9, no. 9, pp. 925–937, Sept. 1990.

8. J. Rabaey et al., “Fast prototyping of datapath-intensive architectures,” IEEE Design and Test, vol. 8, no. 3, pp. 40–51, June 1991.

9. P. R. Gelabert and T. P. Barnwell III, “Optimal automatic periodic multiprocessor scheduler for fully specified flow graphs,” IEEE Trans. on Computer-Aided Design, pp. 858–888, Feb. 1993.

10. T. F. Lee et al., “A transformation-based method for loop folding,” ...