CHAPTER 8 The NVIC and Interrupt Control
In This Chapter:
• The Basic Interrupt Configuration
• Interrupt Enable and Clear Enable
• Interrupt Pending and Clear Pending
NVIC Overview
As we’ve seen, the Nested Vectored Interrupt Controller, or NVIC, is an integrated part of the Cortex-M3 processor. It is closely linked to the Cortex-M3 CPU core logic. Its control registers are accessible as memory-mapped devices. Besides control registers and control logic for interrupt processing, the NVIC also contains control registers for the MPU, the SYSTICK Timer, and debugging controls. In this chapter we’ll examine the control logic for interrupt ...
Get The Definitive Guide to the ARM Cortex-M3 now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.