Chapter 6
| A1: | Consider mov instructions (or pseudo-ops), as well as the special effects attainable with some of the arithmetic instructions. If either A or B is irrelevant to calculating the function value, it would not have to be an operand of the instruction. |
| A2: | and, 0x12345670; or, 0x9abcdef8; xor, 0x88888888; andcm, 0x00000008. |
| A3: | Consult the information in Table 6-1. |
| A4: | Interchange. |
| A5: | a. 0 if bit <7> of immediate operand is 0, otherwise unchanged from register contents; b. unchanged from register contents; c. 0 if bit <7> of immediate operand is 0, otherwise complemented from register contents; d. unchanged. |
| A7: | Put the first xor instruction and the cmp instruction in a first group and the remaining instructions in a second group. |
| A9: | What ... |
Get Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
