Chapter 5
Introduction to Memory Hierarchy Organization
Contents
5.1 Motivation for Memory Hierarchy
5.2 Basic Architectures ofa Cache
5.2.4 Inclusion Policy on Multi-Level Caches
5.2.5 Unified/Split/Banked Cache Organization and Cache Pipelining
5.2.6 Cache Addressing and Translation Lookaside Buffer
5.3.1 The Power Law of Cache Misses
5.3.3 Cache Performance Metrics
5.4.1 Stride and Sequential Prefetching
5.4.2 Prefetching in MultiprocessorSystems
5.5 Cache Design in Multicore Architecture
Get Fundamentals of Parallel Multicore Architecture now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.